Abstract-From the first developments of Nitride technologies using AlGaN/GaN heterostructures for designing high power, high frequency HEMT devices, we now assist to the emergence of new declination with InAlN/GaN heterostructures. Considering the expected better interface quality of this last technology as a consequence of the better lattice match, and better electrical properties, these HEMT devices attract much interest for high frequency applications (transmitter for power, receiver for low noise and robustness versus jamming). Different InAlN/GaN technological developments have been studied considering their frequency and noise parameters for low noise amplifiers in Ka-band. The paper addresses two issues related to noise in InAlN/GaN HEMT devices; one concerns the study of the HF noise performance for different technological processes and for the optimized technology, whereas the second focuses on the gate and drain current LFN spectra of competing technological versions featuring good HF dynamic and noise performance.
INTRODUCTION
Nitride technologies have registered a rapid growth during the last decade, especially on high power and high frequency segment markets. However, they are still far from exploiting their full potential. If AlGaN/GaN technologies are ready for market, they are regularly improving their reliability figures of merit (pushing the junction temperature and the mean time to failure for high power applications). One of the reasons why AlGaN/GaN devices need strong efforts concerns the electrothermo-mechanical interactions that generate defects hampering to reach the ultimate potential of these technologies. An alternative has been found by using InAlN/GaN heterostructure featuring almost 18% of indium, which content is relevant with lattice match of the two materials. Moreover, the higher mobility and sheet density in the 2DEG is convenient for high power and high frequency applications. This work is part of the Genghis Khan project from the French National Agency for Research; the objective is to develop this technology for HF applications, through the design of a Kaband transceivers. Part of the project, besides the technological issues, concerns the declination of an optimized low noise process for robust HF receivers: this paper addresses two aspects of the noise studies through the analysis of HF and LF noise parameters. The first section presents the studies dedicated to high frequency noise on different technological processes, to find out the optimum declinations of the technologies for high frequency low noise applications. The second paragraph proposes investigations on low frequency noise for the selected technologies to detect some potential weaknesses of the transistor (traps), and to identify its technological maturity (1/f noise level).
II. HIGH FREQUENCY NOISE PARAMETERS
HF noise parameters are measured using different subbands for an overall possible frequency range from 4 GHz to 40 GHz. Devices under test have been characterized on 8 different processes featuring different gate length, gate width and gate-source gate-drain spacing, indium content between 18 and 21%, with different doping concentrations and passivation types. Electrical small signal models have been developed, and frequency dispersion effects have been evidenced over a large frequency range, up to few GHz; these rapid traps (or short term memory effects) impacting the GHz domain can strongly limit the performances of the devices for HF applications [1] . Medium and long term memory effects will also be evidenced in the section dedicated to LFN measurements. These trappingdetrapping HF mechanisms can also be illustrated in figure 1 , where the minimum noise figure of merit F min increases for decreasing frequencies below 8 GHz. This behavior has been observed by Danneville et al. on GaAs FETs [2] , and was attributed to shot noise. Fast traps affecting the transconductance and output conductance signatures versus frequency (as revealed for our devices), here combined with shot noise could explain this trend on F min . The device under test from figure 1 features a transition frequency F t =40 GHz and a maximum oscillation frequency F max =70 GHz. The value of F min =1.8 dB at 20 GHz (with associated gain G a =8.8 dB) is still above that of AlGaN/GaN HEMT [3] [4] or InAn/AlN/GaN transistors [5] , featuring noise figures close to 1 dB at 26 GHz [5] or at 36 GHz [4] due to their low L G ≤0.1µm. The reduction of the drain current largely affects the performances of F min , as observed between HEMT and MOS-HEMT devices in figure 2 . A reduction on F min from 3.1 dB (HEMT) to 1.2 dB (MOS-HEMT) is obtained for 0.7 µm gate length devices, at 4 GHz. However, MOS-HEMT devices feature slightly lower F t and F max , if compared with another competing technology with carbon doping (HEMT device featuring F t =55 GHz and F max =135 GHz): these two technologies can be used to design a 30 GHz LNA. Devices featuring 0.15µm or 0.25µm gate length have been studied for X-band and K-band applications. The optimum biasing point versus V GS (or I DSS /I DS ) and V DS is mainly attributed to the elevated transconductance gain g m condition, to the reduction of diffusion noise at low I DS and to the management of self-heating effects under high dissipated power. An illustration of this optimum bias versus V DS is given in figure 3. F 50 and four noise parameters measurements have been investigated and compared for X-band and Ka-band receiver's applications. F 50 measurements are convenient for fast and systematic measurements as a first order analysis for biasing and sizing the device on each process declination, and also for a cross analysis between processes (with or without carbon doping, passivation type, indium content, gate length…). Then accurate characterization using the 4 noise parameters is performed (F min , equivalent noise resistance R n and complex optimum coefficient Γ opt ). Figure 3 presents the evolution of F 50 versus 1/L G at 18 GHz, for devices from the 8 different wafers under test: devices are biased at the minimum noise conditions. The influence of the dynamic performances (through the reduction of L G ) is noticeable on noise improvement. . This device corresponds to the process and to the bias and size that will be implemented for the design of the robust LNA at 30 GHz, and presents a minimum noise figure of F min =2 dB at 30 GHz. 
III. LOW FREQUENCY NOISE
In this paper, Low Frequency Noise (LFN) is used as a diagnostic tool to assess the quality of the processed MOS-HEMT evidencing the best HF performances from the previous study, and also on HEMT devices where Carbon has been used for doping. Gate and drain LFN current spectral density analysis of a transistor featuring 0.15µm of gate length are discussed. Measurements are performed between 1 Hz and 100 kHz, in two sub-bands for a better low frequency resolution. The two different processes that have been characterized feature almost the same characteristics in spite of differences (with or without carbon doping, passivation technique). The S IG spectra presents different generationrecombination centers (GR) superimposed with the 1/f flicker noise. Moreover, some Lorentzian contributions can be attributed to random telegraph signal (RTS) measured in time domain on these transistors [6] . A distributed model is used to account for the 1/f like behavior, based on the plot of S IG ×frequency versus frequency for an equally weighted extraction of the noise parameters. The contribution of the GR centers and of the distributed 1/f models are presented in figure 6 , as well as the total fit and measurement of S IG . The evolution of the LFN spectra and of the fitting models is plotted in figure 7 , for variable reverse V GS biasing (identified by V R ). Time constants attributed to GR centers are extracted between 1 µs and 150 ms. One GR center depends on the static bias voltage V GS (thermal conditions are stable when the drain is open); the logarithmic representation of its associated time constant evolves with the root square value of the electrical field according to Poole-Frenkel effect (the electrical field is extracted from a model using C-V measurements). Moreover, figure 8 plots the evolution of S IG ×frequency versus I GS for three different frequencies. This plot features a linear model S IG ≈I GS α , with α=3.3 or α=1.5 respectively for low and high levels of I GS , and for different frequencies (10 Hz, 1 kHz, 100 kHz). This normalized representation establishes quite the same behavior versus I GS . The different α values are attributed to different leakage mechanisms at low and high reverse V GS . Electrical modelling of I GS (V GS ) has evidenced different contributions to the reverse leakage current, with essentially Poole-Frenkel contribution before V R =1V (i.e. I GS below 30nA, as delimited in figure 8), and Fowler-Nordheim for higher reverse values of V R (so for gate currents I GS >30nA). This weight of each Poole-Frenkel or Fowler-Nordheim effect is correlated to the change in the slope on figure 8. The α=1.5 value is close to already published results on AlGaN/GaN HEMT [7] . As S IG spectra evidence numerous GR centers, the slope of α=3.3 can be the consequence of these trapping-detrapping processes as stated previously by the time constant dependence with the root square of the electrical field for currents below 30nA (Poole-Frenkel contribution): indeed these GR centers are more pronounced at low V R in figure 7 (i.e. low I GS in figure  8 ) and trap-assisted mechanisms can be associated with this α=3.3 value.
Noise spectral densities have also been measured on the drain access, when the gate is short circuited. Figure 9 presents the variation of the normalized spectra S ID /I D when the gate voltage changes from open channel to pinch-off conditions. Only HEMT devices with carbon doping are presented and discussed for the drain current LFN measurements; indeed, these devices feature a non-monotonic atypical behavior of S ID plot versus I DS as shown in figure 10. Generally, S ID features an increase with I DS , but for the device under test, a maximum is reached between pinch-off and open bias conditions in figure 10 (at V GS =-1.5 V, i.e. I DS =35mA). As a large number of GR centers have been found to be located at the InAlN/GaN interface, we suppose that the action of the gate bias on the conduction band can be the cause of this inflexion on S ID . The maximum on S ID also corresponds to the bias point where g m is at its maximum, but even considering the carrier number fluctuation (and surface density of slow trap centers) the spectral density should not decrease. We formulate the next hypothesis for this decrease of S ID when V GS increases from V th to 0V. The conduction energy band bends towards the GaN layer when V GS increases; then the carriers are more distributed in the 2DEG volume, and less at the InAlN/GaN interface where traps are located. This is also convenient with the monotonic decrease of S ID /I D when the gate voltage V GS shifts from V th towards 0 V. When V GS is near the pinch-off conditions, the conduction energy band confines the electrons close to this interface, and the normalized S ID /I D noise density is maximum. Charges at the interface between InAlN/GaN are evidenced by S ID and S ID /I D behaviors versus the biasing conditions of the device under test, as well as trapping effects on S IG , with largely distributed effects [1] .
IV. CONCLUSION
Wide bandgap InAlN/GaN MOS-HEMT and HEMT devices have been investigated in this paper: High frequency noise and Low Frequency Noise measurements have been performed on different technological processes. HF noise has been used to determine the optimum process for the design of a low noise amplifier in Ka-band: the effects of sizing, biasing and process variations (passivation types, doping levels) have been pointed out. F min =1.9 dB have been measured at 30 GHz on MOS-HEMT devices. Low frequency noise performances have evidenced numerous GR centers on the gate current spectral density, some attributed to RTS noise. Moreover, the evolution of the drain current spectral density does present a maximum value versus I DS , instead of a monotonic increase as expected, and as usually found in the literature. The bending of the conduction energy band with the gate-source voltage could explain a redistribution of the carriers more in the 2DEG, and less at the InAlN/GaN interface where traps have been localized. This is convenient with the behavior of the normalized S ID /I D which decreases with increasing I DS .
